KÒT – DeviceLog.com https://www.devicelog.com/ht/ device, part, spesifikasyon Mon, 25 Jul 2022 04:37:45 +0000 ht hourly 1 https://wordpress.org/?v=6.6.2 UMC Sync Cache Modil 256KB (Pipeline pete kachèt, KÒT) https://www.devicelog.com/ht/memory/sram/umc-sync-cache-module-256kb-pipeline-burst-cache/ https://www.devicelog.com/ht/memory/sram/umc-sync-cache-module-256kb-pipeline-burst-cache/#comments Sat, 05 Jan 2013 13:27:32 +0000 https://www.devicelog.com/?p=535-ht UMC Sync Cache Module 256KB Frontside (Pipeline Burst Cache)

UMC Sync Cache Module 256KB Backside (Pipeline Burst Cache)

Anpil mainboards, sipòte byen bonè Pentium CPU, anjeneral te gen senkronize kachèt memwa chips kòm CPU L2 kachèt. Modil kachèt senkronize sa a(KÒT; Cache Sou Yon Baton) se modil memwa ekstèn yo itilize kòm kachèt CPU L2 adisyonèl. Li maksimize pèfòmans nan processeur a pandan y ap processeur a ap tann pou enstriksyon oswa done. L2 cache is used for operating closer to the theoretical limit of the microprocessor.

'Pipelining’ sijere ke transfè yo apre premye transfè a rive anvan premye transfè a te rive nan processeur a. 'Pipleline pete kachèt’ was developed as an alternative to asynchronous cache and synchronous burst cache.

  • Non pwodwi : UMC Sync Cache Modil 256KB (Version : 1.8)
  • Nimewo Pati : LM 2MV 94V-0
  • Manifakti : UMC
  • Peyi fabrikasyon : Taiwan
  • Konstwi Ane/Semèn : 1996/39
  • Kapasite Done : 256Kb
  • Konte PIN : 80broch
  • Karakteristik : KÒT(Cache Sou Yon Baton), Pipeline pete kachèt, plis L2 Cache, SRAM
  • Voltage : 3.3V
  • Chip Konpozisyon : [M61(L)3232AF-7 9641S MM4X52] ✕ 2 + [M61(m)256s-15 9549D RB1121] ✕ 1

 

Sync Cache Module Slot (Pipeline_Burst_Cache Moduel Slot)

UMC Sync cache module installed on Soyo mainboard slot

]]> https://www.devicelog.com/memory/sram/umc-sync-cache-module-256kb-pipeline-burst-cache/feed/ 2