<?xml version="1.0" encoding="UTF-8"?><rss version="2.0"
	xmlns:content="http://purl.org/rss/1.0/modules/content/"
	xmlns:wfw="http://wellformedweb.org/CommentAPI/"
	xmlns:dc="http://purl.org/dc/elements/1.1/"
	xmlns:atom="http://www.w3.org/2005/Atom"
	xmlns:sy="http://purl.org/rss/1.0/modules/syndication/"
	xmlns:slash="http://purl.org/rss/1.0/modules/slash/"
	>

<channel>
	<title>L2 Cache &#8211; DeviceLog.com</title>
	<atom:link href="https://www.devicelog.com/cs/tag/l2-cache/feed/" rel="self" type="application/rss+xml" />
	<link>https://www.devicelog.com/cs/</link>
	<description>device, part, spec</description>
	<lastBuildDate>Mon, 25 Jul 2022 04:37:45 +0000</lastBuildDate>
	<language>cs</language>
	<sy:updatePeriod>
	hourly	</sy:updatePeriod>
	<sy:updateFrequency>
	1	</sy:updateFrequency>
	<generator>https://wordpress.org/?v=6.6.2</generator>
	<item>
		<title>UMC Sync Cache Module 256 KB (Plynovod burst Cache, Pobřeží)</title>
		<link>https://www.devicelog.com/cs/memory/sram/umc-sync-cache-module-256kb-pipeline-burst-cache/</link>
					<comments>https://www.devicelog.com/cs/memory/sram/umc-sync-cache-module-256kb-pipeline-burst-cache/#comments</comments>
		
		<dc:creator><![CDATA[DeviceLog.com]]></dc:creator>
		<pubDate>Sat, 05 Jan 2013 13:27:32 +0000</pubDate>
				<category><![CDATA[SRAM]]></category>
		<category><![CDATA[256KB]]></category>
		<category><![CDATA[3.3V]]></category>
		<category><![CDATA[80kolík]]></category>
		<category><![CDATA[mezipaměti]]></category>
		<category><![CDATA[Vyrovnávací paměť na hůl]]></category>
		<category><![CDATA[Pobřeží]]></category>
		<category><![CDATA[L2 Cache]]></category>
		<category><![CDATA[Paměť]]></category>
		<category><![CDATA[Pentium]]></category>
		<category><![CDATA[Plynovod burst Cache]]></category>
		<category><![CDATA[Potrubí]]></category>
		<category><![CDATA[Modul synchronizační mezipaměti]]></category>
		<category><![CDATA[Taiwan]]></category>
		<category><![CDATA[UM61(L)3232AF-7]]></category>
		<category><![CDATA[UMC]]></category>
		<guid isPermaLink="false">https://www.devicelog.com/?p=535-cs</guid>

					<description><![CDATA[Mnoho základních desek, podporoval časný procesor Pentium, obvykle měl synchronizační paměťové čipy jako cache L2 CPU. Tento modul synchronizace mezipaměti(Pobřeží; Vyrovnávací paměť na hůl)  je externí paměťový modul používaný jako další mezipaměť CPU L2. Maximalizuje výkon procesoru, zatímco procesor čeká na instrukce nebo data. Mezipaměť L2 se používá k provozu [&#8230;]]]></description>
										<content:encoded><![CDATA[<p style="text-align: center;"><a href="https://www.devicelog.com/wp-content/uploads/2013/01/UMC_Sync_Cache_Module_256KB_FrontsidePipeline_Burst_Cache.jpg" data-rel="lightbox-gallery-rgEADfeX" data-rl_title="UMC Sync Cache Module 256KB Frontside (Pipeline Burst Cache)" data-rl_caption=""><img fetchpriority="high" decoding="async" class="aligncenter size-medium wp-image-536" title="UMC Sync Cache Module 256KB Frontside (Pipeline Burst Cache)" src="https://www.devicelog.com/wp-content/uploads/2013/01/UMC_Sync_Cache_Module_256KB_FrontsidePipeline_Burst_Cache-500x164.jpg" alt="UMC Sync Cache Module 256KB Frontside (Pipeline Burst Cache)" width="500" height="164" srcset="https://www.devicelog.com/wp-content/uploads/2013/01/UMC_Sync_Cache_Module_256KB_FrontsidePipeline_Burst_Cache-500x164.jpg 500w, https://www.devicelog.com/wp-content/uploads/2013/01/UMC_Sync_Cache_Module_256KB_FrontsidePipeline_Burst_Cache-200x65.jpg 200w, https://www.devicelog.com/wp-content/uploads/2013/01/UMC_Sync_Cache_Module_256KB_FrontsidePipeline_Burst_Cache.jpg 874w" sizes="(max-width: 500px) 100vw, 500px" /></a></p>
<p style="text-align: center;"><a href="https://www.devicelog.com/wp-content/uploads/2013/01/UMC_Sync_Cache_Module_256KB_BacksidePipeline_Burst_Cache.jpg" data-rel="lightbox-gallery-rgEADfeX" data-rl_title="UMC Sync Cache Module 256KB Backside (Pipeline Burst Cache)" data-rl_caption=""><img decoding="async" class="aligncenter size-medium wp-image-539" title="UMC Sync Cache Module 256KB Backside (Pipeline Burst Cache)" src="https://www.devicelog.com/wp-content/uploads/2013/01/UMC_Sync_Cache_Module_256KB_BacksidePipeline_Burst_Cache-500x160.jpg" alt="UMC Sync Cache Module 256KB Backside (Pipeline Burst Cache)" width="500" height="160" srcset="https://www.devicelog.com/wp-content/uploads/2013/01/UMC_Sync_Cache_Module_256KB_BacksidePipeline_Burst_Cache-500x160.jpg 500w, https://www.devicelog.com/wp-content/uploads/2013/01/UMC_Sync_Cache_Module_256KB_BacksidePipeline_Burst_Cache-200x64.jpg 200w, https://www.devicelog.com/wp-content/uploads/2013/01/UMC_Sync_Cache_Module_256KB_BacksidePipeline_Burst_Cache.jpg 845w" sizes="(max-width: 500px) 100vw, 500px" /></a></p>
<p>Mnoho základních desek, podporoval časný procesor Pentium, obvykle měl synchronizační paměťové čipy jako cache L2 CPU. Tento modul synchronizace mezipaměti(Pobřeží; Vyrovnávací paměť na hůl)  je externí paměťový modul používaný jako další mezipaměť CPU L2. Maximalizuje výkon procesoru, zatímco procesor čeká na instrukce nebo data. L2 cache is used for operating closer to the theoretical limit of the microprocessor.</p>
<p>‘Potrubí&#8217; navrhuje, že k převodům po prvním převodu dojde před doručením prvního převodu do procesoru. ‘Pipleline burst cache&#8217; was developed as an alternative to asynchronous cache and synchronous burst cache.</p>
<ul>
<li>jméno výrobku : UMC Sync Cache Module 256 KB (Verze : 1.8)</li>
<li>Part Number : LM 2MV 94V-0</li>
<li>Výrobce : UMC</li>
<li>Země výroby : Taiwan</li>
<li>Rok výroby / týden : 1996/39</li>
<li>Data Capacity : 256KB</li>
<li>Počet pinů : 80kolíky</li>
<li>Funkce : Pobřeží(Vyrovnávací paměť na hůl), Plynovod burst Cache, další mezipaměť L2, SRAM</li>
<li>Napětí : 3.3V</li>
<li>Chip Složení : [UM61(L)3232AF-7 9641S MM4X52] ✕ 2 + [UM61(m)256s-15 9549D RB1121] ✕ 1</li>
</ul>
<p>&nbsp;</p>
<p style="text-align: center;"><a href="https://www.devicelog.com/wp-content/uploads/2013/01/Sync_Cache_Module_slot.jpg" data-rel="lightbox-gallery-rgEADfeX" data-rl_title="Sync_Cache_Module_slot" data-rl_caption=""><img decoding="async" class="aligncenter size-medium wp-image-537" title="Sync_Cache_Module_slot" src="https://www.devicelog.com/wp-content/uploads/2013/01/Sync_Cache_Module_slot-500x148.jpg" alt="Sync Cache Module Slot (Pipeline_Burst_Cache Moduel Slot)" width="500" height="148" srcset="https://www.devicelog.com/wp-content/uploads/2013/01/Sync_Cache_Module_slot-500x148.jpg 500w, https://www.devicelog.com/wp-content/uploads/2013/01/Sync_Cache_Module_slot-200x59.jpg 200w, https://www.devicelog.com/wp-content/uploads/2013/01/Sync_Cache_Module_slot.jpg 800w" sizes="(max-width: 500px) 100vw, 500px" /></a></p>
<p style="text-align: center;"><a href="https://www.devicelog.com/wp-content/uploads/2013/01/Sync_Cache_Module_slot_installed.jpg" data-rel="lightbox-gallery-rgEADfeX" data-rl_title="Sync_Cache_Module_slot_installed" data-rl_caption=""><img loading="lazy" decoding="async" class="aligncenter size-medium wp-image-538" title="Sync_Cache_Module_slot_installed" src="https://www.devicelog.com/wp-content/uploads/2013/01/Sync_Cache_Module_slot_installed-500x291.jpg" alt="UMC Sync cache module installed on Soyo mainboard slot" width="500" height="291" srcset="https://www.devicelog.com/wp-content/uploads/2013/01/Sync_Cache_Module_slot_installed-500x291.jpg 500w, https://www.devicelog.com/wp-content/uploads/2013/01/Sync_Cache_Module_slot_installed-200x116.jpg 200w, https://www.devicelog.com/wp-content/uploads/2013/01/Sync_Cache_Module_slot_installed.jpg 800w" sizes="(max-width: 500px) 100vw, 500px" /></a></p>
]]></content:encoded>
					
					<wfw:commentRss>https://www.devicelog.com/memory/sram/umc-sync-cache-module-256kb-pipeline-burst-cache/feed/</wfw:commentRss>
			<slash:comments>2</slash:comments>
		
		
			</item>
	</channel>
</rss>

<!--
Performance optimized by W3 Total Cache. Learn more: https://www.boldgrid.com/w3-total-cache/

Page Caching using Disk: Enhanced 
Lazy Loading (feed)

Served from: ultrahost @ 2026-06-15 11:31:30 by W3 Total Cache
-->